## Chapter 2

PIC Architecture & Assembly Language Programming



**Pearson International Edition** 

Pic Microcontroller and Embedded Systems Using Assembly and C for PiC18

> MUHAMMAD ALI MAZIDI Rolin D. McKinlay Danny Causey



### The WREG Register

- WREG working register
- The vast majority of PIC register are 8-bit register.

D7	D6	D5	D4	D3	D2	D1	D0





### **WOVLW Instruction**

- Move an 8-bit literal value into WREG register.
   MOVLW K
- The L stands for literal, which means, literally a number must be used; similar to the immediate value in other microprocessors.

MOVLW 87H





### **ADDLW Instruction**

ADDLW K

• ADD a literal value to WREG.

MOVLW 25HADDLW 34H;WREG = 59H



# Figure 2-1. PIC WREG and ALU Using Literal Value







MOVLW	12H
ADDLW	16H
ADDLW	11H
ADDLW	43H
MOVLW	7F2H

MOVLW 60A5H



ĉ



## The PIC File Register

- Data memory space vs. Program memory space
- The data memory is also called the file register.
- The file register data RAM has a byte-size width, just like WREG.
- (a) Special Function Register (SFR)
   (b) General-Purpose Register (GPR)
   or General-Purpose RAM (GP RAM)





SFRs

- dedicated to specific functions such as ALU status, timers, serial communication, I/O ports, ADC, and so on.
- The more timers we have in a PIC chip, the more SFR registers we will have.





### GPRs

- A group of RAM locations in the file register that are used for data storage and scratch pad.
- The space that is not allocated to SFRs typically is used for general-purpose registers.
- GP RAM vs. EEPROM in PIC chips
- GPRs are used by the CPU for internal data storage.
- EEPROMs are considered as an add-on memory.





### File register size for PIC chips

Fi	ile Register		SFR		Available space for GPR
	(Bytes)	<u> </u>	(Bytes)	+	(Bytes)
PIC12F508	32		7		25
PIC16F84	80		12		68
PIC18F1220	512	12.	256		256
PIC18F452	1792		256		1536
PIC18F2220	768		256		512
PIC18F458	1792		256		1536
PIC18F8722	4096		158		3938





# Figure 2-2. File Registers of PIC12, PIC16, and PIC18





### File Register and Access Bank

- The PIC18 family can have a maximum of 4096 (4K) bytes for the file register.
- has the addresses of 000-FFF.
- is divided into 256-byte banks.
- A maximum of 16 banks (16×256 = 4096)
- Every PIC18 family member has at least one bank for the file register.
- This bank is called the access bank.
- The access bank is the default bank when we power up the PIC18 chip.



### File Register and Access Bank

- The 256 access bank is divided into two equal sections of 128 bytes.
- The 128 bytes from locations 00H to 7FH are set aside for general-purpose registers.
- The other 128 bytes from locations F80H to FFFH are set aside for special function registers.
- A file register of more than 256 bytes will necessitate bank switching.

![](_page_12_Picture_6.jpeg)

![](_page_13_Picture_0.jpeg)

# Figure 2-3. File Register for PIC18 Family

![](_page_13_Figure_2.jpeg)

![](_page_13_Picture_3.jpeg)

![](_page_14_Picture_0.jpeg)

### Figure 2-4. Special Function Registers of the PIC18 Family.

F80h	PORTA	
F81h	PORTB	
F82h	PORTC	
F83h	PORTD	
F84h	PORTE	
F85h		
F86h		
F87h		
F88h		
F89h	LATA	
F8Ah	LATB	
F8Bh	LATC	
F8Ch	LATD	
F8Dh	LATE	
F8Eh		
F8Fh		
F90h		
F91h		
F92h	TRISA	
F93h	TRISB	
F94h	TRISC	
F95h	TRISD	
F96h	TRISE	
F97h		
F98h		
F99h		
F9Ah		
F9Bh		
F9Ch		
F9Dh	PIE1	
F9Eh	PIR 1	
F9Fh	IPR1	

FAOh	PIE2
FA1h	PIR2
F A2h	IPR2
FA3h	
F A4h	
FASh	
FA6h	
FA7h	
FASh	
FA9h	
FAAh	
FABh	RCSTA
FACh	TXSTA
FADh	TXREG
FAEh	RCREG
FAFh	SPBRG
FBOh	
FB1h	T3C ON
FB2h	TMR3L
FBGh	TMR3H
F B4h	
FB5h	
FB6h	
F 87 h	
FB8h	
FB9h	
FBAh	CCP2CON
FBBh	CCPR2L
FBCh	CCPR2H
FBDh	CCP1CON
FBEh	CCPR1L
E D E L	CC DD 4U

FCOh		
FC1h	ADC ON1	
FC2h	ADCONO	
FСЗһ	ADRESL	
FC4h	ADRESH	
FC5h	SSPC ON2	
FC6h	SSPC ON1	
FC7h	SSPSTAT	
F C8h	SSPADD	
F C9h	SSPBUF	
FCAh	T2CON	
FCBh	PR2	
FCCh	TMR2	
FCDh	T1CON	
FCEh	TMR 1L	
FCFh	TMR1H	
FDOh	RCON	
FD1h	WDTCON	
F D2h	LVDCON	
FDЗh	OSCCON	
F D4h		
FD5h	TOCON	
FD6h	TMROL	
FD7h	TMROH	
F D8h	STATUS	
FD9h	FSR2L	
FDAh	FSR2H	
FDBh	PLUSW2	*
FDCh	PREINC2	×
FDDh	POSTDEC2	×
FDEh	POSTINC2	*
FDFh	IN DF2	×

FEOh	BSR	
FE1h	FSR1L	
FE2h	F SR 1H	
FE3h	PLUSW1	,
FE4h	PREINC1	,
FE5h	POSTDEC1	,
FE6h	POSTINC1	'
FE7h	IND F1	,
FE8h	WREG	
FE9h	FSROL	
EAh	FSROH	
EBh	PLUSWO	,
ECh	PREINCO	,
EDh	POSTDECO	,
EEh	POSTINCO	,
EFh	IND FO	,
F FOh	INTCONS	
FF1h	IN TCON2	
F F2h	INTCON	
FFЗh	PRODL	
FF4h	PRODH	
F F5h	TABLAT	
F F6h	TBLPTRL	
FF7h	TBLPTRH	
F F8h	TBLPTRU	
F F9h	PCL	
F Ah	PCLATH	
FBh	PCLATU	
FCh	STKPTR	
FDh	TOSL	
FEh	TOSH	
FFFh	TOSU	

\* - These are not physical registers.

![](_page_15_Picture_0.jpeg)

### **MOVWF Instruction**

- Move (in reality, copy) the source register of WREG (W) to a destination in the file register (F).
- Mnemonic instructions.

MOVLW 55H MOVWF PORTB MOVWF PORTC MOVWF 2H MOVWF 3H

• Notice that you cannot move literal values directly into the general-purpose RAM locations in the PIC18.

#### Example 2-1

State the contents of file register RAM locations after the following program:

MOVLW	99H	;load	WREG	with	value	99H	
MOVWF	12H						
MOVLW	85H	;load	WREG	with	value	85H	
MOVWF	13H						
MOVLW	3FH	;load	WREG	with	value	3FH	
MOVWF	14H						
MOVLW	63H	;load	WREG	with	value	63H	
MOVWF	15H						
MOVLW	12H	;load	WREG	with	value	12H	
MOVWF	16H						

#### Solution:

After the execution of MOVWF 12H fileReg RAM location 12H has value 99H; After the execution of MOVWF 13H fileReg RAM location 13H has value 85H; After the execution of MOVWF 14H fileReg RAM location 14H has value 3FH; After the execution of MOVWF 15H fileReg RAM location 15H has value 63H; And so on, as shown in the chart.

Data
99
85
3F
63
12

![](_page_17_Picture_0.jpeg)

### **ADDWF Instruction**

- ADDWF fileReg, D
- Adds together the contents of WREG and a file register locations.
- D indicates the destination bit. If D=0, the destination is WREG. If D=1, then the result will be placed in the file register.
- The PIC assembler allows us to use the letters W or F instead of 0 or 1 to indicate the destination.

![](_page_17_Picture_6.jpeg)

#### Example 2-2

State the contents of file register RAM locations 12H and WREG after the following program:

MOVLW	0		;move	e O WH	REG	to	clear	it	(WRE	ΞG	= 0)	l.
MOVWF	12H		;move	WREG	} to	100	cation	12	to	cl	ear	it
MOVLW	22H		;load	WREG	3 wi	th .	value	22H				
ADDWF	12H,	F	;add	WREG	to	loc	12H,	loc	12	=	sum	
ADDWF	12H,	F	; add	WREG	to	loc	12H,	loc	12	<b></b>	sum	
ADDWF	12H,	F	;add	WREG	to	loc	12H,	loc	12	=	sum	
ADDWF	12H,	F	;add	WREG	to	loc	12H,	loc	12	m	sum	

#### Solution:

The program clears both the WREG and RAM location 12H in the file register. Then it loads WREG with value 22H. From then on, it adds the WREG register and location 12 together and saves the result in location 12H. It does that four times. At the end, location 12H of GP RAM has the value of 88H ( $4 \times 22H = 88H$ ) and WREG = 22H.

After each "ADDWF 12, F" instruction

Address	Data	Address	Data	Address	Data	Address	Data
011		011		011		011	
012	22	012	44	012	66	012	88
013		013		013		013	
WREG =	22H	WREG = 2	22H	WREG =	22H	WREG =	22H
		••*					

![](_page_19_Picture_0.jpeg)

# Figure 2-5. WREG, fileReg, and ALU in PIC18

![](_page_19_Figure_2.jpeg)

![](_page_20_Picture_0.jpeg)

## COMF fileReg, d

- Complements the contents of fileReg and places the result in WREG or fileReg.
- This is a example of "Read-Modify-Write".

#### Example 2-4

Write a simple program to toggle the SFR of PORT B continuously forever.

#### Solution:

MOVLW 55H;WREG = 55hMOVWF PORTB;move WREG to Port B SFR (PB = 55h)B1COMF PORTB, FGOTO B1;repeat forever (See Chapter 3 for GOTO)

![](_page_21_Picture_0.jpeg)

## DECF fileReg, d

• Decrements the contents of fileReg and places the result in WREG or fileReg.

 MOVLW
 3

 MOVWF
 20H

 DECF
 0x20, F

 DECF
 0x20, F

 DECF
 0x20, F

![](_page_21_Picture_4.jpeg)

![](_page_22_Picture_0.jpeg)

## MOVF fileReg, d

- Is intended to perform MOVFW.
- The only time we let d='F' (to copy data from fileReg to itself) is when we want to affect the flag bits of the status register.

![](_page_23_Picture_0.jpeg)

#### Example 2-5

Write a program to get data from the SFRs of Port B and send it to the SFRs of PORT C continuously.

#### Solution:

AGAIN	MOVF	PORTB,	W	;bring	g da	ata	from	n PortB	into	WREG
	MOVWF	PORTC		; send	it	to	Port	t C		
	GOTO	AGAIN		;keep	doi	lng	it f	forever		

![](_page_23_Picture_5.jpeg)

![](_page_24_Picture_0.jpeg)

### MOVFF instruction

• Copies data from one location in fileReg to another location of fileReg.

![](_page_24_Figure_3.jpeg)

![](_page_24_Picture_4.jpeg)

#### Example 2-7

Write a program to get data from the SFRs of Port B and send it to the SFRs of PORT C continuously using MOVFF. Compare this to Example 2-5 and explain the difference.

#### Solution:

AGAIN MOVFF PORTB, PORTC ;copy data from Port B to Port C GOTO AGAIN ;keep doing it forever

In Example 2-5 we have:

AGAIN MOVF PORTB, W ;bring data from Port B into WREG MOVWF PORTC ;send it to Port C GOTO AGAIN ;keep doing it forever

Using MOBVFF we simply copy data from one location to another location. But when we use WREG we can perform arithmetic and logic operations on data before it is moved.

![](_page_26_Picture_0.jpeg)

## PIC18 Status Register

- Also called flag register.
- Five flags are called conditional flags.
- C, there is a carry out. Usually for unsinged number.
- DC, a carry from D3 to D4. (or AC flag)
- Z, zero.
- OV, overflow. Usually for singed number.
- N, negative. Usually for unsinged number.

![](_page_26_Picture_9.jpeg)

![](_page_27_Picture_0.jpeg)

### Figure 2-7. Bits of Status Register

![](_page_27_Figure_2.jpeg)

![](_page_27_Picture_3.jpeg)

#### Example 2-8

Show the status of the C, DC, and Z flags after the addition of 38H and 2FH in the following instructions:

MOVLW	38H				
ADDLW	2FH	; add	2FH	to	WREG

#### Solution:

38H	0011 1000	
+ <u>2FH</u>	<u>0010 1111</u>	
67H	0110 0111	WREG = 67H

C = 0 because there is no carry beyond the D7 bit.

DC = 1 because there is a carry from the D3 to the D4 bit.

Z = 0 because the WREG has a value other than 0 after the addition.

#### Example 2-9

Show the status of the C, DC, and Z flags after the addition of 9CH and 64H in the following instructions:

MOVLW	9CH					
ADDLW	64H	;add	64H	to	WREG	

#### Solution:

9CH	1001 1100	
+ <u>64H</u>	<u>0110 0100</u>	
100H	0000 0000	WREG = 00

C = 1 because there is a carry beyond the D7 bit.

DC = 1 because there is a carry from the D3 to the D4 bit.

Z = 1 because the WREG has a value 0 in it after the addition.

Instruction	С	DC	Z	ov	Ν
ADDLW	X	X	X	X	X
ADDWF	X	X	Х	Х	X
ADDWFC	X	X	Х	X	X
ANDLW			X		X
ANDWF			X		X
CLRF			X	0.000	
COMF	<i>8</i>		X		X
DAW	Х				
DECF	Х	X	X	Х	X
INCF	Х	X	X	Х	X
IORLW			X	10000 1	X
IORWF	5000000		Х	14.00 65	X
MOVF			X		
NEGF	X	X	Х	Х	X
RLCF	X		Х		X
RLNCF	2010102		X		X
RRCF	X		Х		X
RRNCF			X		X
SUBFWB	X	X	X	X	X
SUBLW	X	X	X	X	X
SUBWF	X	Х	X	X	X
SUBWFB	X	X	Х	Х	Х
XORLW			X		X
XORWF		3349555750 - CC	X		Х
Note: X can b	be 0 or 1.	anter a			• <i>•••</i> ••••••••••••••••••••••••••••••••

Table 2-4: Instructions That Affect Flag Bits

### Table 2-5: PIC18 Branch (Jump) Instructions Using Flag Bits

Action
Branch if $C = 1$
Branch if $C \neq 0$
Branch if $Z = 1$
Branch if $Z \neq 0$
Branch if $N = 1$
Branch if $N \neq 0$
Branch if $OV = 1$
Branch if $OV \neq 0$

![](_page_32_Picture_0.jpeg)

### **Data Format representation**

• There are four ways to show hex numbers.

MOVLW99HMOVLW0x99MOVLW99MOVLWh'99'

• Binary numbers

MOVLW B'10011001'

![](_page_32_Picture_6.jpeg)

![](_page_33_Picture_0.jpeg)

### **Data Format representation**

- There are two ways to show decimal numbers.
   MOVLW D'12' MOVLW .12
- ASCII character

MOVLW A'2' MOVLW '2'

![](_page_33_Picture_5.jpeg)

![](_page_34_Picture_0.jpeg)

### **Assembler Directives**

- Instructions tell CPU what to do.
- Directives (pseudo instructions) give directions to the assembler.
- EQU associates a constant number with a data or an address label.

### COUNT EQU 25H MOVLW COUNT

• SET and EQU directives are identical. The only difference is the value assigned by the SET may be reassigned later.

![](_page_35_Picture_0.jpeg)

### **Assembler Directives**

- ORG the beginning of the address.
- END the END of the source (asm) file.
- LIST the assembler the specific PIC chip for which the program should be assembled.

LIST P=18F452

- #include libraries used for compiling.
- Radix numbering system is hexadecimal or decimal.

![](_page_35_Picture_8.jpeg)

![](_page_36_Picture_0.jpeg)

## **PIC Assembly Programming**

- Machine language
- Assembly language
- Assembler, objective code
- Low-level language
- Complier, high-level language

![](_page_37_Picture_0.jpeg)

### Structure of Assembly Language

0-38

### [label] mnemonic [operands] [;comment]

; PIC Assembly Language Program To Add Some Data. ; store SUM in fileReg location 10H.

;RAM loc 10H for SUM SUM EOU 10H ORG 0H ;start at address 0 MOVLW 25H ;WREG = 25ADDLW 0x34 ;add 34H to WREG ;add 11H to WREG ADDLW 11H ADDLW D'18' ; W = W + 12H = 7CH;W = W + 1CH = 98HADDLW 1CH ADDLW B'00000110' ; W = W + 6 = 9EHMOVWF SUM ;save the SUM in loc 10H GOTO HERE HERE ;stay here forever ;end of asm source file END

Program 2-1: Sample of an Assembly Language Program

![](_page_38_Picture_0.jpeg)

# Figure 2-8. Steps to Create a Program

![](_page_38_Figure_2.jpeg)

![](_page_38_Picture_3.jpeg)

```
Warning[207] C:\MDEPIC\EXAMPLE 2-1.ASM 6 : Found label after column 1. (R4)
Warning[207] C:\MDEPIC\EXAMPLE 2-1.ASM 13 : Found label after column 1. (movle)
Error[122] C:\MDEPIC\EXAMPLE 2-1.ASM 13 : Illegal opcode (d)
Warning[207] C:\MDEPIC\EXAMPLE 2-1.ASM 17 : Found label after column 1. (DEC)
Error[122] C:\MDEPIC\EXAMPLE 2-1.ASM 17 : Illegal opcode (COUNT)
Warning[203] C:\MDEPIC\EXAMPLE 2-1.ASM 20 : Found opcode in column 1. (movwf)
Warning[207] C:\MDEPIC\EXAMPLE 2-1.ASM 21 : Found label after column 1. (addl)
Error[108] C:\MDEPIC\EXAMPLE 2-1.ASM 21 : Illegal character (0)
Error[116] C:\MDEPIC\EXAMPLE 2-1.ASM 29 : Address label duplicated or different in second pass (AGAIN)
```

**Program 2-1: Sample of a PIC Error (err file)** 

LOC OBJECT	CODE LINE SOURCE TEXT VALUE	
	00001	
	00002 ;PIC Asm Language Program To Add	d Some Data
	00003 ;store SUM in fileReg location 3	10H
00000010	00004 SUM EQU 10H ;RAM loc 10H f	for Sum
	00005	
000000	00006 ORG 0H ;start at addr	ess 0
000000 0E25	00007 MOVLW 25H ;WREG = 25	
000002 0F34	00008 ADDLW 0x34 ;add 34H to WF	١EG
000004 0F11	00009 ADDLW 11H ;add 11H to WF	₹EG
000006 0F12	00010 ADDLW D'18' ;W = W + 12H =	= 7CH
000008 0F1C	00011 ADDLW 1CH ;W = W + 1CH =	= 98H
00000A 0F06	00012 ADDLW B'00000110' ;W = W + 6 = 9	9EH
00000C 6E10	00013 MOVWF SUM ; save the SUM	in loc 10H
00000E EF07 F	F000 00014 HERE GOTO HERE ;stay here for	rever
	00015 END ;end of asm sc	ource file

#### Program 2-1: List File

![](_page_41_Picture_0.jpeg)

# Figure 2-9. Program Counter in PIC18

![](_page_41_Figure_2.jpeg)

![](_page_41_Picture_3.jpeg)

#### Example 2-11

Find the ROM memory address of each of the following PIC chips: (a) PIC18F2220 with 4 KB

- (b) PIC18F2410 with 16 KB
- (c) PIC18F458 with 32 KB

#### Solution:

- (a) With 4K of on-chip ROM memory space, we have 4096 bytes  $(4 \times 1024 = 4096)$ . This maps to address locations of 0000 to 0FFFH. Notice that 0 is always the first location.
- (b) With 16K of on-chip ROM memory space, we have 16,384 bytes  $(16 \times 1024 = 16,384)$ , which gives 0000–3FFFH.
- (c) With 32K we have 32,768 bytes  $(32 \times 1024 = 32,768)$ . Converting 32,768 to hex, we get 8000H; therefore, the memory space is 0000 to 7FFFH.

![](_page_43_Picture_0.jpeg)

### Figure 2-10. PIC18 On-Chip Program (code) ROM Address Range

![](_page_43_Figure_2.jpeg)

![](_page_43_Picture_3.jpeg)

![](_page_44_Picture_0.jpeg)

## PIC18 Program ROM Space

- The PIC microcontroller wakes up at memory address 0000 when it is powered up.
- We achieve this by using the ORG statement in the source program as shown earlier.

![](_page_44_Picture_4.jpeg)

100 0			TTNE			Program 2- Contents	1: ROM
	JEOECI	CODE	LINE	SOURCE TEXT	VALUE	Address	Code
			00001			000000	0E
			00002	; PIC Asm Languag	e Program To Add Some I	000001	25
			00003	;store SUM in fi	leReg location 10H	000002	0F
0000	0010		00004	SUM EQU 10H	;RAM loc 10H for Sum	000003	34
			00005	2007.		000004	0F
000000			00006	ORG OH	start at address 0:	000005	11
000000	0E25		00007	MOVLW 25H	WREG = 25	000006	0F
000002	0F34		00008	ADDLW 0x34	add 34H to WREG	000007	12
000004	0F11		00009	ADDLW 11H	add 11H to WREG	000008	0F
000006	0F12		00010	ADDIW D'18'	W = W + 12H = 7CH	000009	1C
0000008	OFIC		00011	ADDLW 1CH	W = W + 12H = 98H	00000A	0F
400000	0506		00012		W = W + 10H = 90H	00000B	06
000000	6110		00012	MOTHE SIM	n = n + 0 = 5 Em	00000C	6E
000000		F000	00013	HERE COTO HERE	, save the SOM IN IOC	00000D	10
OOOOOE	EF07	FUUU	00014	HERE GUIU HERE	;stay here torever	00000E	07
			00015	END	;end of asm source if	00000F	EF
			к.		and a second star of a	000010	00
'rogran	1 2-1: I	List Fil	le			000011	F0
						000012	

![](_page_46_Picture_0.jpeg)

# Figure 2-12. Program ROM Width for the PIC18

![](_page_46_Figure_2.jpeg)

![](_page_47_Picture_0.jpeg)

### Figure 2-13. PIC18 Program ROM Contents for Program 2-1 List File

 Little endian – The lower byte goes to the low memory location and the high byte goes to the high memory address.

WORD ADDRESS	HIGH BYTE	LOW BYTE
000000h	0Eh	25h
000002h	OFh	34h
000004h	OFh	11h
000006h	OFh	12h
000008h	OFh	1Ch
00000Ah	OFh	06h
00000Ch	6Eh	10h
00000Eh	EFh	07h
000010h	OFh	00h

• Big endian

![](_page_48_Picture_0.jpeg)

### Figure 2-14. von Neumann vs. Harvard Architecture

![](_page_48_Figure_2.jpeg)

![](_page_49_Picture_0.jpeg)

### **Instruction Size**

• MOVLW

0000 1110 kkkk kkkk

 $0 \leq k \leq FF$ 

• ADDLW

0000 1111 kkkk kkkk

 $0 \leq k \leq FF$ 

![](_page_49_Picture_8.jpeg)

![](_page_50_Picture_0.jpeg)

### **Instruction Size**

• MOVWF

$$0 \leq f \leq FF$$

a = 0 : access bank is used.

a = 1 : access bank is specified by the BSR register.

• MOVFF

1100	SSSS	SSSS	SSSS
1111	dddd	dddd	dddd

dd Destination (f<sub>d</sub>)

Source (f<sub>s</sub>)

$$0 \leq f_s \leq FFF$$

$$0 \leq f_d \leq FFF$$

0-51

![](_page_51_Picture_0.jpeg)

### **Instruction Size**

• GOTO

1110	1111	k <sub>7</sub> kkk	kkkk <sub>0</sub>
1111	k <sub>19</sub> kkk	kkkk	kkkk <sub>8</sub>

$$0 \leq k \leq FFFFF$$

![](_page_51_Figure_5.jpeg)

0-52

![](_page_52_Picture_0.jpeg)

### **RISC** Architecture

- 1. Fixed instruction size
- 2. A large number of registers
- 3. A small instruction set
- 4. 95% instructions are executed with only one clock cycle
- 5. Separate buses for data and code (Havard architecture)
- 6. Hardwire method. (no microinstructions)
- 7. Load/store architecture

![](_page_52_Picture_9.jpeg)

![](_page_53_Picture_0.jpeg)

## Figure 2-15. SFR Window in MPLAB Simulator

🔲 Special Fund	tion Registers					×
Address $ abla$	SFR Name	Hex	Decimal	Binary	Char	*
0F80	PORTA	00	0	00000000		
0F81	PORTB	00	0	00000000		
0F82	PORTC	00	0	00000000		
0F83	PORTD	00	0	00000000		
0F84	PORTE	00	0	00000000		
0F89	LATA	00	0	00000000		
OF8A	LATB	00	0	00000000		
OF8B	LATC	00	0	00000000		
0F8C	LATD	00	0	00000000		
0F8D	LATE	00	0	00000000		
0F92	TRISA	00	0	00000000		Ξ
0F93	TRISB	00	0	00000000	•	
0F94	TRISC	00	0	00000000		
0F95	TRISD	00	0	00000000		
0F96	TRISE	00	0	00000000		
0F9D	PIE1	00	0	00000000		
0F9E	PIR1	00	0	00000000	•	
0F9F	IPR1	00	0	00000000	•	
OFAO	PIE2	00	0	00000000	•	
OFA1	PIR2	00	0	00000000		
OFA2	IPR2	00	0	00000000		*

![](_page_54_Picture_0.jpeg)

### Figure 2-16. File Register (Data RAM) Window in MPLAB Simulator

Address	00	21	20	00	24	20	06	07	00	29	٥A	OD	0C	OD	ΞE	OF	ASCII
0000	υ_	υυ	υυ	υ_	υυ	υυ	υυ	_U	υ_	υυ	υυ	υυ	_U	υ_	υυ	υυ	
0010	9E	00	00	00	00	00	00	20	00	00	00	00	Ξ0	00	00	00	
0020	07	nn	nn	Π-	nn	nn	nn	-Π	Π-	nn	nn	nn	-Π	Π-	nn	nn	
0030	οΞ	00	00	00	00	00	00	20	00	00	00	00	20	ΟΞ	00	00	
0040	υ_	UU	UU	υ_	UU	UU	UU	_U	υ_	UU	UU	UU	_U	υ_	UU	UU	
00.50	00	00	00	00	00	00	00	20	00	00	00	00	Ξ0	00	00	00	
00 50	00	00	00	00	00	00	00	20	00	00	00	00	Ξ0	00	00	00	

![](_page_54_Picture_3.jpeg)

![](_page_55_Picture_0.jpeg)

### Figure 2-17. Program (Code) ROM Window in MPLAB Simulator

Progre	am Merno	ry:1		
	Line	Address	Opcode	Disassenkly
¢	T	C000	OEOA	MCVLW Oxa
	2	C002	6E25	MOVWF 0x25, ACCESS
	С	C004	OEOO	MOVLW O
	4	C006	OFO3	ADDLW OX3
	5	C008	0625	DECF 0x25, F, ACCESS
	G	7007	E1FD	DNZ Ox6
	1	1 HHC	6K81	MOVWE HXTRI, ACCESS
)pcodo H	lo> Mech	ine Symbolic		

![](_page_55_Picture_3.jpeg)